Planarization techniques such as chemical-mechanical polishing (CMP) have emerged as enabling technologies for the manufacturing of multi-level metal interconnects used in high-density Integrated Circuits (IC). An overview of general planarization techniques for MicroElectroMechanical Systems (MEMS) and, in particular, the extension of CMP from sub-micron IC manufacturing to the fabrication of complex surface-micromachined MEMS will be presented. Planarization technique alleviates processing problems associated with fabrication of multi-level polysilicon structures, eliminates design constraints linked with non-planar topography, and provides an avenue for integrating different process technologies. The CMP process and present examples of the use of CMP in fabricating MEMS devices such as microengines, pressure sensors, and proof masses for accelerometers along with its use for monolithically integrating MEMS devices with microelectronics are presented. , and plasma etch [3] have been historically used to accomplish planarization in the IC industry. As increased metal interconnect levels are used and as photolithography requirements are tightened for sub-micron IC fabrication, Chemical-Mechanical Polishing (CMP) has emerged as an enabling technology for fabrication of these structures [4] . CMP processes produce both global and local planarization through relatively simple and quick processing but requires capital investment in a dedicated CMP tool. For a manufacturing facility, the investment in this additional tool can easily be justified, but in development areas the cost of a dedicated CMP tool may be prohibitive. In this case as well as in older fabrication lines, the other planarization methods listed can use existing semiconductor manufacturing tools such as annealing furnaces, photoresist spinners, or dry etchers to accomplish varying degrees of planarization.
IC MANUFACTURING PLANARIZATION TECHNIQUES
Local and global planarization techniques have become key manufacturing technologies for the fabrication of high-density Integrated Circuits (IC). Several methods such as BPSG reflow [1] , spin-on-glass [2] , and plasma etch [3] have been historically used to accomplish planarization in the IC industry. As increased metal interconnect levels are used and as photolithography requirements are tightened for sub-micron IC fabrication, Chemical-Mechanical Polishing (CMP) has emerged as an enabling technology for fabrication of these structures [4] . CMP processes produce both global and local planarization through relatively simple and quick processing but requires capital investment in a dedicated CMP tool. For a manufacturing facility, the investment in this additional tool can easily be justified, but in development areas the cost of a dedicated CMP tool may be prohibitive. In this case as well as in older fabrication lines, the other planarization methods listed can use existing semiconductor manufacturing tools such as annealing furnaces, photoresist spinners, or dry etchers to accomplish varying degrees of planarization.
MEMS PLANARIZATION
In micromachining, the use of polysilicon and silicon dioxide as a structural and sacrificial material, respectively, has been widely employed since its introduction [5] . As these relatively thick (-2 .tm) layers of polysilicon and oxide are deposited and etched, considerable surface topography.arises which imposes limitations in deposition, patterning, and etching of subsequent layers. It is desirable to planarize specific layers in order to eliminate processing difficulties associated with photoresist step coverage, depth-of-focus of photolithography equipment, and stringer generation during dry etch. Typically, these problems are addressed through careful design of . structures, special photoresist processes, and the use of extra mask levels.
Additionally, present non-planar multi-level, surface-micromachining technologies place constraints on designs for upper polysilicon levels to prevent their interference with previously deposited layers. The planarization of sacrificial oxide layers prior to deposition of subsequent, conformal polysilicon layers removes these design constraints and enables the fabrication of new classes of devices.
Examples of these new devices are flow channels that contain other micromachined structures within the flow channel and planar covers with applications in packaging of devices. Planarization provides an aven ie to integrate separate process technologies such as microelectronics and micromechanics or surface micromachining and high-aspect-ratio micromachining. The planarization offered by will also enable the fabrication of devices with four or more structural levels of polysilicon.
In the area of Micro-ElectroMechanical Systems (MEMS), fabrication issues associated with non-planar devices and techniques for overcoming topography problems are just beginning to appear. Researchers at U. Wisconsin have demonstrated locally-planarized surface-micromachined pressure sensors produced in a double LOCOS process [6] ; while the use of plasma planarization has recently been demonstrated on MEMS devices by researchers at Delft [7] . Researchers at Case Western have used CMP to improve the optical quality of mirrored surfaces produced on polysilicon surface-micromachined devices [8] by reducing the roughness of the polysilicon. Recently, Sandia Labs[A] has reported the application of CMP to a number of micromechanical devices including multi-level polysilicon actuators, absolute pressure sensors, high-aspect ratio (HARM) micromolding, and the integration of CMOS with MEMS.
798 CHEMICAL-MECHANICAL POLiSHING AS A PLANARIZATION TEchNIQuE: Figure I illustrates the CMP process in which an oxide surface is planarized by rotating a wafer tinder pressure against a polishing pad in the presence of' a silica-based alkaline slurry. A typical CMP machine for polishing 6" wafers is shown in Figure 2 . the theory of oxide polishing is not ell understood however, it is generally accepted that the alkaline chemistry hydrolyzes the oxide surface and subsurface thus weakening the Si02 bond structure [91. The mechanical energy imparted to the abrasive slurry particle through pressure and rotation causes high features to erode at a faster rate than low features, thereby planarizing the surface over time.
One of the main differences between plaiiarizing inter-level dielectric materials used in (JLSI interconnect technology and sacriFicial oxide material used in MEMS technology is the large step heights (2-4 jim vs.. 0.8 jim) associated with MEMS. 'l'hese large step heights present a challenge to any planarization strategy. Figures 3 and 4 show the surface topography of single level polvsilicon structure prior to CMP (3) and atler the ('MI' process (4). As can be seen from the figure 
EXAMPLES OF MEMS APPLICATIONS OF PLANAR PROCESSIN(; Improved Manufacturahilitv of MEMS with Large Topography
The deposition and subsequent patterning of thin films conformallv deposited over large surfice topographies poses Significant manufacturing challenges. Ihese challenges include problems with photoresist coverage near large step heights, stringer generation at these steps during dry etch, and photoresist removal. An example of a stringer after release from the edge of a stirtace-micromachined gear is shown in Figure 5 . Planar structures inherently alleviate these problems caused by step heights without the need fir additional processing or careful design.
Multi-Level Siructure.c
Multiple levels of structural polysilicon enable fabrication of increasingly complex MEMS devices such as niicroengines 1101 capable of driving sets of gears. Simple flexure structures such as comb drives [111 cart be built in a single level of structural polvsilicon while a second level enables the production of gears with pin joints. A third level enables linkages between spinning gears. hut introduces severe topography problems that must he solved with a combination of careful process and device design. Figure 6 shows the tub and linkage arm of an electrostatic microengine fabricated in a non-planar technology. Intrusion of upper polvsilicon levels into gaps lell between lower polysilicon levels complicates design and limits layout !1exibilit' in addition to causing undesirable areas of stress concentration. These intrusions are clearly seen in Figure 6 . but are completely eliminated in the structure fabricated with CMP shown in Figure 7 . As a further illustration of theses interferences. Figure 8 shows a Mtrarismission 1121 designed in a non-planar. multi-level polvsilicon surface micromachining process. The t.ttransmission uses a sets of small and large gears stacked on each other to accomplish a speed reduction function. In the case where a large gear is fabricated over top of a smaller gear, the surface features associated with the underlying gear are visible in the larger top gear. The mask set used was specifically designed to eliminate the interferences of the upper and lower gears by removing those interkring sections during fabrication.
Additional levels of polysilicon promise even more complex structures, but the extreme topography of these multi-level structures (four or more active layers) has prohibited their fabrication. A micromachining technology that includes planarization steps will enable device fabrication with these additional levels.
Planarization also enables the fabrication of structures with flat covers ftihricated in upper polysilicon levels that overlap structures fabricated in lower polvsilicon levels. Figure 9 shows a fluid pump ith a constant cross-section flowchannel containing a pumping shaft. Close vertical dimensions between the polysilicon pumping shaft and its cover must he maintained without intrusion of the cover into the pump m iism. ftc fabrication of this structure without planarization would have been nearly impossible. Ihese types of covers made &om pot on or silicon nitride deposited over refilled and planarized regions may also he used for packaging of MEMS. Pressure Sensors A planar pr ure sensor technology [13] has been developed based upon a silicon nitride layer as the diaphragni material. A trench is etched -2 tm .p in the surface of a silicon wafer. This trench is refilled with a sacrificial oxide and planarii.ed with ('MP. A silicon nitride diaphragm layer is then deposited. The sacrificial oxide underneath this diaphragm layer is removed using Ill" leaving a cavity beneath the diaphragm. An additional silicon nitride layer is used to seal the cavity in near-vacuum conditions (approx. 200 mlorr). Polysilicon piezoresistors are deposited on the diaphragm to sense the diaphragm strain that results from changes in ambient pressure. A completed. 100-Mm-diameter planar pressure sensor is shown in Figure 10 , This sensor shows marked improvement in planarity when contrasted against a similar, non-planar sensor shown in Figure II. In the non-planar sensor manufactured without planarization the reference pressure cavity is fanned above the silicon surface producing large step heights. These steps cause processing difficulties with photoresist coverage and removal. drs etch selectivity to photoresist where the photoresist thins over steps. and metal step coverage. These challenges to manufacturing were eliminated in the planarized sensor. In the future, the use of an embedded cavity will enable the monolithic integration of this sensor technolog with CMOS in a modified version of the integration process described later in this paper and will also enable the use of deeper vacuum cavities to extend the sensing range of the devices.
2 Figure 8 . Stacked gear sets configured to form a u!ransmission. The large upper-level gear on the rig/Il was designed ',i'itli cutouts to eliminate interferences between upper levels and lower levels ofpolvsilicon.
High-Aspect Ratio Microtnachining
In addition to its uses for plariari7ation of surface-micromachined devices. planarl7ation plays a key role in the hibrication of highaspect ratio micromolded p01) silicon and tungsten devices. In the technology presented herejl4]. deep. narro trenches lined with oxide are filled with thin films (-2-5 tim) of either polysilicon as shown in Figure 12 or tungsten as shon in Figure 13 and planarized with CMP. I hese structures can then be integrated with surface micromachined polvsilicon structures to form large high-aspect-ratio proof masses with compliant surface-micromachined springs as shown in Figure 14 . 
I. integration of MEMS with Microelectronics
Recentl\. a great deal of interest has developed in manufacturing OCC5SS that allow the monolithic integration of MEMS with driving. controlling, and signal processing electronics 115]. The monolithic integration of nucromachines and microelectronics enables the development of wide new classes of small. smart, products with maximum levels of system performance. A new integration scheme [16 I overcomes the limitations of traditional integration schemes and enables, for the first time, the integration of niicroinachines of arbitrary complexity with high performance, state-of-the-art CMOS. Examples of devices built in this technology are shown in Figures 15 and 16. This embedded MEMS approach was developed to enhance the manufacturability. design flexibility, and performance of microeleetronicimicromechanical devices. This process places the micromechanical devices in a shallow (6-l2 .im) trench, planarizes the afer. and seals the micromechanical devices in the trench. These wafers with the completed. planarized nncromechanical devices are then used as starting material for a conventional CMOS process. This technique is equally applicable to other microelectronic device technologies such as bipolar or BiCMOS. Since this integration approach does not modify the CMOS processing flow, the wafers with the subsurface micromechanical devices can also be sent to a foundry for microelectronic processing. Furthermore, the topography of multiple polysilicon layers does not complicate subsequent photolithography. A high-temperature anneal is performed after the devices are embedded in the trench prior to microelectronics processing. This anneal stress-relieves the micromechanical polvsilicon and ensures that the subsequent thermal budget of the microelectronic processing does not affect the mechanical properties of the polvsilicon structures. Figure 17 is a schematic cross-section of the integrated technology. Alignment marks are etched onto the surlice of wafer in order to provide reference locations for subsequent processing. A shallow trench is etched in (100) silicon wafers using an anisotropic etchant that preferentially etches the (100) crystal plane and produces a trench '. ith sidewalls having a slope of 5470 relative to the surface. 1 his slope aids in the subsequent photo patterning within the wells.
The alignment marks from the top surface of the wafer are used as references to generate another set of alignment marks on the bottom surface of the trench. This approach is used to optimize level-to-level registration and resolution of features within the trench.
Feature sizes with critical dimensions as small as 0.8 om were successfully defined within the trench.
A silicon nitride film is deposited to form a dielectric layer on the bottom of the trench. Sacrificial oxide and multiple aers of polysilicon are then deposited and patterned in a standard surface micromachining process. Polysilicon studs provide contact between the micromeehanical devices and the CMOS the depth of the trench is sized so that the top of the polysilicon stud lies ust below the topof the planarized trench. The shallow trenches are then filled ith a series of oxide depositions optimized to eliminate void formation in high-aspect-ratio structures. The wafer is subsequentl planarized with chemical-mechanical polishing (CMP). The entire structure is annealed to relieve stress in the structural polysilicon and sealed with a silicon nitride cap. At this point, conventional ('MOS processing is performed. The hackend of the process requires an additional step to open the nitride cap over the micromechanical layer prior to release of the micromechanical structures. Photoresist is used as a protection layer over the exposed bond pads during the release process.
This technology does not impose additional limits on the size, thickness, or number of layers of the micromechanical polysilicon structures. The modularity of the process allows changes to he made to either the micromechanical process or the microelectronic process without affecting the other process ..A planarized wafer with the embedded MEMS can serve as starting material for a conventional microelectronics foundr\ service since the technology does not require significant modifications of standard microelectronic fabrication 
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CONCLUSION
Just as planarization techniques are now important in multi-level-metal IC processes. planar processing is emerging as a cnicial step in fabrication of complex MEMS such as devices with multiple structural levels, enclosures, embedded reference pressure cavities. or Integrated microelectronics. Planarization also enhances the manufacturahilitv and the optical quality of MEMS devices.
